ADuCM320

Vendor Web: Analog Devices

download svd file

All devices of this Vendor

Name : ADuCM320

Flash : 256 kB

Flash bank : 0x40000 Bytes @ 0x0

RAM : 32 kB

RAM : 0x00008000 Bytes @ 0x00008000

description : Cortex-M3 Microcontroller Device

Architecture

Architecture : ARM Cortex-M3 (CM3)

revision : r2p1

endian : little

Number of relevant bits in Interrupt priority : 3

Peripherals

name : ADC
description : Analog to Digital converter
base address : 0x0
Interrupt (13) LVD0
Interrupt (49) LVD1

name : AFE
description : Analog
base address : 0x0

name : CLKCTL
description : Clock Gating and Other Settings
base address : 0x0

name : DMA
description : Direct Memory Access
base address : 0x0
Interrupt (25) DMA_ERR
Interrupt (26) DMA_SPI0_TX
Interrupt (27) DMA_SPI0_RX
Interrupt (28) DMA_SPI1_TX
Interrupt (29) DMA_SPI1_RX
Interrupt (30) DMA_UART_TX
Interrupt (31) DMA_UART_RX
Interrupt (32) DMA_I2C0S_TX
Interrupt (33) DMA_I2C0S_RX
Interrupt (34) DMA_I2C0M
Interrupt (35) DMA_I2C1S_TX
Interrupt (36) DMA_I2C1S_RX
Interrupt (37) DMA_I2C1M
Interrupt (38) DMA_ADC
Interrupt (39) DMA_FLASH

name : FEE
description : Flash Controller
base address : 0x0
Interrupt (17) FLASH

name : GPIO0
description : General Purpose Input Output 0
base address : 0x0

name : GPIO1
description : General Purpose Input Output 1
base address : 0x0

name : GPIO2
description : General Purpose Input Output 2
base address : 0x0

name : GPIO3
description : General Purpose Input Output 3
base address : 0x0

name : GPIO4
description : General Purpose Input Output 4
base address : 0x0

name : GPIO5
description : General Purpose Input Output 5
base address : 0x0

name : I2C0
description : I2C0 Master/Slave
base address : 0x0
Interrupt (21) I2C0S
Interrupt (22) I2C0M

name : I2C1
description : I2C1 Master/Slave
base address : 0x0
Interrupt (44) I2C1S
Interrupt (45) I2C1M

name : ID
description : ChipID
base address : 0x0

name : IDAC
description : IDAC
base address : 0x0

name : InBuf
description : Input Buffer
base address : 0x0

name : INTERRUPT
description : External interrupts
base address : 0x0
Interrupt (1) EINT0
Interrupt (2) EINT1
Interrupt (3) EINT2
Interrupt (4) EINT3
Interrupt (5) EINT4
Interrupt (6) EINT5
Interrupt (7) EINT6
Interrupt (8) EINT7
Interrupt (9) EINT8

name : LV
description : Low voltage die ID
base address : 0x0

name : LV_INT
description : Low voltage die interrupt configuration
base address : 0x0

name : LV_RST
description : Low voltage die reset configuration
base address : 0x0

name : MDIO
description : MDIO Interface
base address : 0x0
Interrupt (14) MDIO

name : NVIC
description : Nested Vectored Interrupt Controller
base address : 0x0

name : PLA
description : Programmable Logic Array
base address : 0x0
Interrupt (23) PLA0
Interrupt (24) PLA1
Interrupt (46) PLA2
Interrupt (47) PLA3

name : PWM
description : Pulse Width Modulation
base address : 0x0
Interrupt (50) PWM_TRIP
Interrupt (51) PWM_PAIR0
Interrupt (52) PWM_PAIR1
Interrupt (53) PWM_PAIR2
Interrupt (54) PWM_PAIR3

name : PWRCTL
description : Power management
base address : 0x0

name : RESET
description : Reset
base address : 0x0

name : SPI0
description : Serial Peripheral Interface 0
base address : 0x0
Interrupt (19) SPI0

name : SPI1
description : Serial Peripheral Interface 1
base address : 0x0
Interrupt (20) SPI1

name : Timer0
description : General purpose timer 0
base address : 0x0
Interrupt (15) TIMER0

name : Timer1
description : General purpose timer 1
base address : 0x0
Interrupt (16) TIMER1

name : Timer2
description : General purpose timer 2
base address : 0x0
Interrupt (48) TIMER2

name : UART
description : UART
base address : 0x0
Interrupt (18) UART

name : VDAC
description : VDAC
base address : 0x0

name : WDT
description : Watchdog Timer
base address : 0x0
Interrupt (10) WDT

name : WUT
description : Wake up Timer
base address : 0x0
Interrupt (0) WUT


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.